



# Will Silicon Proof Stay the Only Way to Verify Analog Circuits?








Pierre Dautriche

Jean-Paul Morin

# Advanced CMOS and analog ....

Embedded analog

Embedded RF



1997

2001

2005


2009

2013

# System On Chip (SOC) contents


3

- SoC made of :
  - Array of standard cells
  - Hard IP.
- Hard IP include :
  - Foundation blocks such as Memories, Standard Cells and IO
  - Complex mixed signal IP such as High Speed Serial and Parallel Interface.



# IP development challenges

4




From AMS IP perspective, SoC Silicon success relies on :

- Agility to design IP (specs refinements, productivity, robustness,...)
- Matching between hard IP model and electrical characteristics
- Accuracy of models representing IP (stdcells, memories, hard IP,...) in digital flow
- Predictability of electrical characteristics

# Full Custom Flow Ecosystem


5






# Analog RF IP Design Flow - Summary

6




# Analog design basic assumptions

*Full custom design axiom*  
**You get what you simulate**



- Analog designer will always concentrate on schematic improvement...
- Simulation predictability remains the fundamental of full custom design!



But....

*Is full custom designer confident enough  
to commit on First Time Silicon Success?*

No !

Verification coverage is unpredictable

Model accuracy

2<sup>nd</sup> order effects


Environment not managed


Simulation time



# Digital world : going further in Project Automation

9







Programming language or symbolic representation of hard macro

10


Hierarchical view with macro function



Synthesis based on Standard Cell libraries and Memory model



Automatic Layout generation



EDA tools have enabled SoC design hiding technology complexity by high level of abstraction and use of macro models. Binary coding and Boolean description were key ingredients.


Digital world : programming language and scripts

# Full custom world... a device world


11

Full custom design relies on a very large database of proven schematics which are adapted to Si process specificities.


Key enablers for fast and predictable solutions are model predictability and simulator speed.



From schematic to basic layout device



Transistor level assembly and connection routing



Back annotation :  
Addition of parasitics to schematic

Extraction of parasitic  
and layout effects

# Snapshot of Si experience in 28nm node

IP Type	Problem Description	Product Impact
FUSE	IP not working at nominal value but below vdd min	Blocking, functionality issue
FUSE	Degradation of bit reading efficiency	Reliability issue
High Speed Interface	High Speed Link Loopback failures	DFT issue
High Speed Interface	Skew between input signals leading to high BER	Performance limitation
IO	Very high loading leads to high transient consumption and bump on the supply	Performance limitation
IO	Input Leakage around +200uA observed at IO pins where internal pull-up/pull-down is enabled causing external on board pull-up or pull-down not to work	Performance limitation
IO	IO Compensation block out of spec	Blocking, functionality issue
ADC	If complementary input is applied at two channels of ADC then the performance of input-2 is degrading.	Performance limitation
ADC	With active high impedance input of channel-I of DAC, the output of channel-Q is also in high impedance mode.	Blocking, functionality issue
DDR	DFI Init start not working	Blocking, functionality issue
DDR	Non functional behaviour at low frequency	Performance limitation
Power Management	Power switch not working in certain power supply configuration	Performance limitation
Power Management	Internal voltage reference out of spec	Performance limitation
Power Management	Output voltage limitation	Performance limitation

- Performance limitation is major consequence of non performing AMS IP
- Missing functionality still remains a major issue


# Root cause analysis

IP Type	Root cause analysis
FUSE	Functional simulation coverage
FUSE	Fab dependence, sense amplifier sensitivity
High Speed Interface	Functional simulation coverage
High Speed Interface	User specification definition
IO	Use case not covered
IO	Use case not covered
IO	IR drop
ADC	Cross talk
ADC	Functional simulation coverage
DDR	Functional simulation coverage
DDR	Use case not covered
Power Management	Use case not covered
Power Management	Electromigration
Power Management	Connection through well

- Specification definition and use case description is the main root cause of failure.
- Functional and performance simulation coverage is consquently the second cause of failure

# AMS-IP Life cycle


14





# AMS IP Verification - Challenges

15



Specification definition


Tests definitions / execution

Block abstraction

Results analysis & Coverage

# Pb0 : Functional specs definition

16




Need to change cultural approach for analog design community :

- Move from “bottom-up” approach to “top-down” approach
- Develop “user friendly” tools

# AMS IP Verification - Challenges


17



Tests definitions / execution

# Pb1 : Tests definitions / execution

18




Need to build theories/methodologies to :

- Transfer functional specifications into test benches and stimuli
- To emulate fault vector/benches to cover unexpected events

# Pb 2 : Simulation time and models

19




## Test vector and test benches usage :

- Netlist simulation are often inadequate to cover the full set of test benches and stimuli
- Higher level of abstraction is requested to be able to insure sufficient test coverage

## Pb2 : block abstraction

20

- Purpose of the model : timing , power, thermal, functional,...
- Validity domain: certification & check
- Functional / Failure mode
- Process / Environment variability



At which **confidence level** can we guarantee the equivalence between the behavioral model and the transistor view ?




# Pb3 : Check and monitor

21

- Dynamic checks during simulation:
  - Reliability checks / Operating regions
- Formal waveform analysis
- Comparison with specifications

- ☹ Lack of standard language
- ☹ Adoption by EDA industry (market share?)
- ☹ Reluctance to change by design community
- 😊 Advanced process require more and more reliability checks  
→ Design community ask more formalism for verification



Standardization of pass/fail criteria in ad equation with fonctionnal and performances specification and test vector generation  
Analog VIP development for standard based AMS IP (USB, HDMI, PCIe,...)

# Analog verification : moving ahead

22

## Analog community cultural change :

- Moving from “bottom-up” approach to “top-down” approach
- Development of tool friendly approach

## Standardization approach :

- Translation of electrical parameters into stimuli generation
- Develop of analog VIP for standard based IP

## Modelisation :

- Requirement of Mathematical approach to increase level of abstraction
- Formal proof of mathematical model versus IP netlist

## Metrics :

- Definition of metrics for verification coverage
- Evaluation of sensitivity and risk analysis

While Si validation remains  
the today practice,  
predictability and verification  
of analog IP is becoming a  
must..... let's address it!!