



Model-Based Synthesis of High-Speed Serial-Link Transmitter Designs

Ikchan Jang¹, Soyeon Joo¹, SoYoung Kim¹, Jintae Kim²,

¹College of Information and Communication Engineering,

Sungkyunkwan University, Suwon, Korea

²Department of Electronics Engineering, Konkuk University, Seoul, Korea

Outline

- Introduction
 - High-Speed Serial-link transmitter
 - Geometric Programming (GP)
- Model-based Design Framework(CML)
 - Transistor Level Modeling
 - Circuit Level Modeling
 - Numerical Experiments for Model Validation
 - Hierarchical Modeling
- System Level Optimization
- Conclusion

Introduction



- High-speed links are common building blocks in consumer electronics.
- Many link systems are designed using current-mode logic(CML) circuits.
 CML Buffer, Latch, Multiplexer...
- Lack of automated design flow prohibits efficient design reuse of links
- > Our goal: To provide an design synthesis flow for CML-style circuits

Introduction

Geometric programming (GP)

 $\begin{array}{ll} \mbox{minimize} f_o(x) \\ \mbox{subject to} & f_i(x) \leq 1, & i=1,\ldots,m \\ & g_i(x)=1, & i=1,\ldots,p \end{array}$

where f_i are posynomials, g_i are monomials

monomial: $g(x) = cx_1^{\alpha_1}x_2^{\alpha_2}\cdots x_n^{\alpha_n}$ with $c > 0, \alpha_i \in \mathbb{R}$ posynomial: $f(x) = \sum_{k=1}^N c_k x_1^{\alpha_{1k}} x_2^{\alpha_{2k}} \cdots x_n^{\alpha_{nk}}$ with $c_k > 0, \alpha_{ik} \in \mathbb{R}$

Model-based synthesis via geometric programming[1][2]

- Computationally efficient
- Scalable to a hierarchical design with inter-block dependency
- Seamless design porting over process and technology
- Challenge: accurate circuit-level model compatible with GP

Outline

Introduction

- High-Speed Serial-link transmitter
- Geometric Programming
- Model-based Design Framework(CML)
 - Transistor Level Modeling
 - Circuit Level Modeling
 - Numerical Experiments for Model Validation
 - Hierarchical Level Modeling
- System Level Optimization
- Conclusion

Transistor Level Modeling



[3] J. Kim, et al, "Convex piecewise-linear modeling method for circuit optimization via geometric programming," IEEE TCAD. 2010

Circuit Level Modeling



- CML-circuit models should include
 - Bias constraints: to ensure full-steering of bias current
 - Delay models: to estimate propagation delay

Bias constraints



$$V_{in} \underbrace{R}_{\text{OUL}} V_{out}$$

$$t_d = ln(2) \cdot \tau \approx 0.6933\tau = 0.6933RC$$

- Simple RC delay model cannot reflect practical signal transition in highspeed serial-link systems[4].
- Finite input slope effects should be included in delay models.



• Earlier CML gate delay models[5] do not have GP compatible forms.

[4] H. Hassan, et al, "MOS current mode circuits: Analysis, Design and Variability," IEEE TVLSI 2005 [5] U. Seckin, et al, " A Comprehensive Delay Model for CMOS CML Circuits," IEEE TCAS. | . 2008



[6] S. Y. Kim, et al, "Closed-form RC and RLC delay models considering input rise time," IEEE TCAS. | . 2007 [7] R. Mita, et al, "Propagation delay of a RC chain with a ramp input," IEEE TCAS. || . 2007

Output rise time models



Newly proposed delay model need exact input rise time

For design synthesis of cascaded CML-based circuits, output rise time should be estimated.

Output rise time models



Numerical Simulation for Model Validation



13

Numerical Simulation for Model Validation





Property	Mean/Max modeling error[%]	Property	Mean/Max modeling error[%]
t _d	4.45/10.00	$t_{rout,c2q}$	2.48/8.82
t _{rout}	4.11/10.22	$t_{rout,d2q}$	1.40/5.09

Hierarchical Modeling



Architecture of transmitter with 2^N:1 serializer

 To use unit CML gates as standard cell, dependency of all adjacent inter-nodes should be considered: capacitance loading, voltage swing

Hierarchical Modeling



\Rightarrow Modeling code for inter-node dependency

Outline

Introduction

- High-Speed Serial-link transmitter
- Geometric Programming
- Model-based Design Framework(CML)
 - Transistor Level Modeling
 - Circuit Level Modeling
 - Numerical Experiments for Model Validation
 - Hierarchical Modeling
- System Level Optimization
- Conclusion

Comparison with simple RC Model

	Design specifications	
MUX ratio	8:1	
Data rate	28 Gb/s	
V _{ppd}	\geq 400 mV	
$t_{rin,ck}/T$	0.4	



Inter-stage voltage swing optimization



- Various design techniques for improving power efficiency can be easily explored at the top-level model.
 - Example: can we improve power efficiency of I/O by using variable inter-stage voltage swing?

Inter-stage voltage swing optimization

Comparison between varying inter-stage swing and constant swing in sub-blocks at 28 Gb/s

	Variable Inter-stage swing	Constant swing
Power consumption (mW)	26.643	33.370
Power efficiency (mW/Gb/s)	0.952	1.192
Vppd (mV)	400	400
Output jitter (ps _{pp})	0.86	1.09

- Power efficiency of the transmitter can be enhanced by using variable inter-stage swing.
 - Signal swing and f_T are simultaneously optimized depending on the different delay constraint s along the serializer chain, leading to 20% improvement in power efficiency.

Optimal Power and Data Rate



Optimal transmitter power efficiency versus data rate when $t_{r,ck}/T$ is (a) 0.1 (b) 0.2 (c) 0.4 when Vppd is 400mV

- Power penalty can be estimated by slowing down input clock transition time.
- Optimal data rate can be found to maximize power efficiency.

Optimal Power and Data Rate

Vppd \uparrow , **Clock** transition time $\downarrow \Rightarrow$ **Power** Penalty \uparrow



Optimal transmitter power efficiency versus data rate when $t_{rin,ck}/T$ is (a) 0.1 (b) 0.4

Conclusion

- We presented accurate CML circuit models compatible with geometric programming
- The modeling involves iterative GP optimizations to refine the accuracy, leading to ~5% mean delay modeling error
- The models can be used in a GP-compatible system-level model as demonstrated using a high-speed link transmitter
- The system-level model can be efficiently synthesized for various design specifications & processes
- Can explore intricate system-level design tradeoffs, providing valuable design guidelines

Reference

[1] M. Hershenson, et al, "Optimal design of a CMOS opamp via geometric programming," IEEE Trans. Comput.-Aided Design, vol. 20, no. 1, pp. 1-21, Jan. 2001

[2] D. M. Colleran, et al, "Optimization of phase-locked loop circuits via geometric programming," Proc. IEEE Custom Integrated Circuits Conference, 2003. pp. 377-380, 2003

[3] J. Kim, et al, "Convex piecewise-linear modeling method for circuit optimization via geometric programming," IEEE TCAD. 2010

[4] H. Hassan, et al, "MOS current mode circuits: Analysis, Design and Variability," IEEE Trans. Very Large-Scale Integr. (VLSI) Syst., vol. 13, no. 8, pp. 885-898, Aug. 2005

[5] U. Seckin, et al, "A Comprehensive Delay Model for CMOS CML Circuits," IEEE Trans. Circuit. Syst. | . Reg. Papers., vol. 55, no. 9, pp. 2608-2618 Oct, 2008

[6] S. Y. Kim, et al, "Closed-form RC and RLC delay models considering input rise time," IEEE Trans. Circuit. Syst. | .Reg. Papers., vol. 54, no.9, pp 2001-2010, Sep. 2007

[7] R. Mita, et al, "Propagation delay of a RC chain with a ramp input," IEEE Trans. Circuits. Syst. 11, Exp. Briefs., vol. 54, no. 1, pp. 66-70, Jan. 2007.

Thank You