




A Benchmark Suite for Formal Verification of Analog Circuits

Felix Salfelder, Lars Hedrich



Introduction

MCNC benchmark

- Analog simulation
- Numerical challenges
- Big circuits

ISCAS'89 benchmark

- Digital circuits
- Simulation, verification

**No benchmark available for
cross level behavioural model validation
and model checking**



Benchmark Suite for Formal Verification of Analog Circuits

▪ Criteria for Selection

- Test instances for established methods
- Challenges for formal methods
- Proving grounds for new algorithms
- Portability
- Pluggability

▪ Goals

- Share examples
- Demonstrate results
- Discussion
 - Terminology
 - Usefulness
 - ...



Supported platforms

Test benches and components are

- Spice netlists
- Spice macro models
- Verilog-A modules


PTM parameters for BSIM model

- Parameterset available free of charge
- BSIM supported by most analogue simulators

Verified to work with

- Gnucap
- Spectre (R)
- Ngspice*
- Xyce*

*no Verilog-A



Benchmark Suite: Circuit examples


Class	Architecture	Implementation
4-Pole ring oscillator	CMOS interter cells	BSIM, Spice
Low pass	RC	Spice, Verilog-a
	RL, gyrator+C coil substitute	Spice-macro
	Log domain filter	Spice, BSIM, BJT
	Nonlinear RC	Spice-macro
	OTA, active	Spice
High pass	similar	similar
Band pass	Active (OP)	Spice/BSIM
	Active (OP)	Spice-macro
	Behavioural	Verilog-A
Operational Amplifier	Miller	Spice/BSIM
	Behavioural model	Verilog-A
Operational transconductance amp.	Two stage	Spice/BSIM
	Behavioural model	Verilog-A
Sigma Delta ADC	Second order	Spice-mactro
Inverter, NAND	CMOS	Spice/BSIM
Schmitt trigger	OP/OTA test bench	Spice
Tunnel diode oscillator	TD test bench	Spice-macro

Benchmark Suite: Structure

```
+ benchmark/
  - lowpass/
    + ota/
      README
      M1.sp
      M2.sp
      T1.sp
      T2.sp
      schematic.pdf
      T_tr_v(nout).ps
      ec.msl
      mc.mal
      [...]
    - ring_osc/
    - sigma_delta/
    - tunnel_diode/
    - [...]
```

- **Modules and Testbenches**
 - Different variants
 - Schematics included
- **Simulation results**
 - Circuit sanity check
 - ensure simulator capabilities
- **Equivalence Checking**
 - Information on
Ports, States, Ranges
 - Live example
- **Model Checking**
 - Information on
Ports, States, Sets,
CTL-Formula and ASL-Formula



Operational Transconductance Amplifier (OTA)



```
...
analog begin
  I(vddn,out) <+ gm * (V(inp,inn)-voff); // wanted current
  I(vddn,out) <+ cmrr * ((V(inp) +V(inn))/2.0 -
  V(vddp,vddn)/2.0); // CMRR
  I(out,vddn) <+ V(out,vddn) / rout; // Internal resistor
  I(out,vddp) <+ V(out,vddp) / rout;
  I(out, vddn) <+ C1 *ddt(V(out, vddn) );
  // finite output swing
  if( V(out,vddp) + cloffp > 0 )
    I(out, vddp) <+ ( V(out,vddp) + cloffp ) / rclamp2;
  if( V(out,vddp) + doff +cloffp > 0 )
    I(out, vddp) <+ (V(out,vddp)+ doff + cloffp) / rclamp;
...
end
```

CMRR (dc)


Equivalence Checking Concept



- Use circuit simulator as beckend.

- 50 equations/transistor
- Implicit, strongly nonlinear equations
- Use of numerical evaluation

Operational Transconductance Amplifier (OTA)



Model checking (low pass filters)

▪ MC Properties

- Reachable Area
- Overshoot
- Gain
- Slewrate
- Step response
- ... counter examples

▪ Variants

- RC, LR
- Nonlinear C RC
- LR with gyrator and Cap
- Logdomain
- OTA (active)

```
# Reachable states
fix = steadystates;
reachable = EF^-1 fix;

# Reachable states from -0.1 < Uin < 0.1
uslice = nin[<0.11] and nin[>-0.11];

ulow = nin[<-0.09] and nin[>-0.11];
uhigh = nin[<0.11] and nin[>0.09];

reachin = on uslice reach from fix;

# overshoot
overshoot = reachin and nout[> 0.12];
undershoot = reachin and nout[< -0.12];


# dc-gain of odB:
calculation gain_calc("(calc_par3 - calc_par4)/ \
                           (calc_par1 - calc_par2)");

numvar %gainmin,%gainmax;
on fix assign(%gainmin,min)
    gain_calc(nin,0,nout,0)[-inf,inf];
on fix assign(%gainmax,max)
    gain_calc(nin,0,nout,0)[-inf,inf];


for %gainmin assert [ 0.8, 1.2 ];
for %gainmax assert [ 0.8, 1.2 ];

[...]
```



Model Checking Flow



4-Pole Oscillator at $\alpha/\beta = 2.4$



Oscillation trajectory



Conclusion

- **Benchmark suite available***
- **Key issues addressed**
 - Model checking
 - Equivalence Checking
 - Transistor and behavioural level
- **Unaddressed Problems**
 - Process Variability
 - Mixed Signal
 - System Level

*<http://www.em.cs.uni-frankfurt.de/FAC14/benchmark>

Thank You