mitea(at)em.cs.uni-frankfurt.de
Highly Optimized Design Methods for Yield and Reliability (HONEY) Synthesis-supported Design of Analog Circuits (SyEnA)