• A.Tarraf, L.Hedrich, "Verification of modelings: metrics and methodologies", Modelling methodologies in analogue integrated circuit design,G. Dündar and M. B. Yelten, Eds., Institution of Engineering & Technology, 2020, pp. 95-116
  • A.Fürtig, L. Hedrich, "Formal Techniques for Verification and Coverage Analysis of Analog Systems", Formal System Verification - State-of-the-Art and Future Trends, Rolf Drechsler, eds., Springer, 2017, pp. 1-35
  • S. Steinhorst, L. Hedrich, "Formal Methods for Verification of Analog Circuits", Simulation and verification of electronic and biological systems, P. Li, M.L. Silviera, P. Feldmann, eds., Springer, 2010, pp. 173-191
  • W. Hartong, R. Klausen, L. Hedrich, "Formal Verification for Nonlinear Analog Systems: Approaches to Model and Equivalence Checking," Advanced Formal Verification, R. Drechsler, ed., Kluwer Academic Publishers, Boston, January 2004, pp. 205-245. 
  • Hedrich, L.; Hartong, W., "Approaches to Formal Verification of Analog Circuits," Low-Power Design Techniques and CAD Tools for Analog and RF Intergrated Circuits, Wambacq, P., eds., Kluwer Academic Publishers, Boston, July 2001.